搜索资源列表
UART
- 用VHDL编写实现的UART控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the VHDL source code to achieve the UART controller, bring their own testbench, after decompression project file can be opened with the ISE.
USB
- 用VHDL编写实现的USB接口控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the VHDL source code to achieve the USB interface controller, bring their own testbench, after decompression project file can be opened with the ISE.
canbus
- 用verilog编写实现的CAN总线控制器源码,自带testbench,解压后用ISE打开工程文件即可。-Prepared with the verilog source code to achieve the CAN bus controller, bring their own testbench, after decompression project file can be opened with the ISE.
mac_controller
- 用verilog编写实现的以太网控制器(MAC)源码,解压后用ISE打开工程即可。-Prepared using verilog implementation Ethernet Controller (MAC) source code, open the project after decompression can be used ISE.
s3esk_startup
- 利用kcpsm3控制lcd显示 平台:ise 10.1, picoblaze, Spartan3e 开发板 说明:综合按键和lcd、led的功能,思想简单,需要新技术,适合想在fpga方面深造的人。-using kcpsm3 for lcd display platform: ise 10.1, picoblaze, Spartan-3E FPGA Starter Kit Board comment: involve lcd/led/switch, simple mind bu
Receiver
- 基于802.11a的OFDM基带硬件设计的verilog代码,在Xilinx ISE环境下实现-The OFDM-based 802.11a baseband hardware design of the verilog code, in the Xilinx ISE environment to achieve
traffic_light
- this project is traffic lights on fpga. ı used xilinx ise and simulated modelsim. [used spartan 3e development kit]. -this project is traffic lights on fpga. ı used xilinx ise and simulated modelsim. [used spartan 3e development kit].
seven_lcd
- 七段数码管显示的时钟程序VHDL代码 ISE编译环境-SEVEN seg VHDL ISE CLOCK
DCT2
- 利用VHDL设计实现了DCT变换,在ISE仿真通过-VHDL designs and implements the use of DCT transform, in the ISE simulation through the
AM_VHDL
- AM Demodulator using VHDL for Xilinx FPGA. ISE software
IIR
- 实验说明: 本次实验实现一个IIR滤波器,并在ISE里面仿真。 project目录里面是工程-Experiment descr iption: this experiment to achieve an IIR filter, and the ISE inside the simulation. \ rtl directory which is the source file \ project directory which is the project
adc2
- ADC control in VHDL language. Spartan 3E starter pack ISE 10.1
lcd_controller
- LCD controller 320x240 XC95144, building Xilinx ISE 6.0 Platform VHDL.
AGC
- 自动增益控制,通过仿真验证,已用到工程中,在ISE中运行实现。-Automatic gain control, through the simulation has been used in projects, run in the ISE implementation.
cysteter
- 分频器,可以求出1--100000000Hz的所有的频率,基于xilinx公司的SPARTAN-3E板子。-Based on SPARTAN-3E of xilinx, using ISE and VHDL, i developed the cysteter.
DataAcquisitionCard
- usb2.0的高速数据采集卡ISE工程包,包括了完整的设计-usb2.0 high-speed data acquisition card ISE project package, including a complete design
AES!
- AES algorithm very good code tested in xilinx ise tool
Filter
- FIR滤波器~在ISE下运行成功~格形滤波器-FIR
QPSK_modulator_demodulator
- Wireless_Communication_FPGA设计代码之一:QPSK调制解调的FPGA实现 将相应的源文件复制到本地硬盘上,修改属性为可写,然后在ISE环境中新建工程,然后添加相应的源文件即可。-Wireless_Communication_FPGA one of the design code: QPSK modulation and demodulation of the FPGA to achieve the corresponding source files to loc
VGA
- VGA 640x480 controller using FPGA Xilinx using Xilinx ISE 10